


EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	20731	memory adj module	US-PGPUB; USPAT	OR	ON	2006/02/19 10:07
L2	11630	chip adj select	US-PGPUB; USPAT	OR	ON	2006/02/19 10:07
L3	1403	1 and 2	US-PGPUB; USPAT	OR	ON	2006/02/19 10:07
L4	109407	data adj transmission	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L5	215	3 and 4	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L6	50602	"365"/\$.ccls.	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L7	62	5 and 6	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L8	17	park-myun-joo.in.	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L9	42	so-byung-se.in.	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08
L10	21	lee-jae-jun.in.	US-PGPUB; USPAT	OR	ON	2006/02/19 10:08

Day : Sunday
Date: 2/19/2006


PALM INTRANET

Time: 10:10:06

Inventor Name Search Result

Your Search was:

Last Name = PARK

First Name = MYUN-JOO

Application#	Patent#	Status	Date Filed	Title	Inventor Name
09777446	6772262	150	02/06/2001	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	PARK, MYUN-JOO
09777547	6414904	150	02/06/2001	TWO CHANNEL MEMORY SYSTEM HAVING SHARED CONTROL AND ADDRESS BUS AND MEMORY MODULES USED THEREFOR	PARK, MYUN-JOO
09851277	Not Issued	71	05/08/2001	Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller	PARK, MYUN-JOO
09858401	6480409	150	05/16/2001	MEMORY MODULES HAVING INTEGRAL TERMINATING RESISTORS AND COMPUTER SYSTEM BOARDS FOR USE WITH SAME	PARK, MYUN-JOO
10200731	6870742	150	07/22/2002	SYSTEM BOARD	PARK, MYUN-JOO
10353924	6828819	150	01/30/2003	HIGH-SPEED MEMORY SYSTEM	PARK, MYUN-JOO
10424923	Not Issued	41	04/29/2003	Semiconductor memory device with data bus scheme for reducing high frequency noise	PARK, MYUN-JOO
10629866	Not Issued	71	07/30/2003	Memory system having memory modules with different memory device loads	PARK, MYUN-JOO
10644735	Not Issued	71	08/21/2003	Semiconductor memory system having multiple system data buses	PARK, MYUN-JOO

10883488	6990543	150	07/01/2004	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	PARK, MYUN-JOO
----------	---------	-----	------------	--	----------------

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="park"/>	<input type="text" value="myun-joo"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

Day : Sunday
Date: 2/19/2006

Time: 10:10:28

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = SO

First Name = BYUNG-SE

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>08773787</u>	<u>5856982</u>	150	12/24/1996	HIGH-SPEED DISTURB TESTING METHOD AND WORD LINE DECODER IN SEMICONDUCTOR MEMORY DEVICE	SO, BYUNG-SE
<u>09426609</u>	<u>6714595</u>	150	10/26/1999	SIGNAL TRANSMISSION CIRCUITS THAT USE MULTIPLE INPUT SIGNALS TO GENERATE A RESPECTIVE TRANSMIT SIGNAL AND METHODS OF OPERATING THE SAME	SO, BYUNG-SE
<u>09454339</u>	<u>6587976</u>	150	12/03/1999	SEMICONDUCTOR DEVICE TESTER FOR MEASURING SKEW BETWEEN OUTPUT PINS OF A SEMICONDUCTOR DEVICE	SO, BYUNG-SE
<u>09540988</u>	<u>6252805</u>	150	03/31/2000	Semiconductor memory device including programmable output pin determining unit and method of reading the same during test mode	SO, BYUNG-SE
<u>09612610</u>	<u>6382986</u>	150	07/08/2000	Socket for mounting memory module boards on a printed circuit board	SO, BYUNG-SE
<u>09688297</u>	<u>6632705</u>	150	10/13/2000	MEMORY MODULES AND PACKAGES USING DIFFERENT ORIENTATIONS AND TERMINAL ASSIGNMENTS	SO, BYUNG-SE
<u>09777446</u>	<u>6772262</u>	150	02/06/2001	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	SO, BYUNG-SE
<u>09777547</u>	<u>6414904</u>	150	02/06/2001	TWO CHANNEL MEMORY	SO, BYUNG-SE

				SYSTEM HAVING SHARED CONTROL AND ADDRESS BUS AND MEMORY MODULES USED THEREFOR	
<u>09851277</u>	Not Issued	71	05/08/2001	Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller	SO, BYUNG-SE
<u>09858401</u>	6480409	150	05/16/2001	MEMORY MODULES HAVING INTEGRAL TERMINATING RESISTORS AND COMPUTER SYSTEM BOARDS FOR USE WITH SAME	SO, BYUNG-SE
<u>10043047</u>	Not Issued	61	01/09/2002	Memory system having stub bus configuration	SO, BYUNG-SE
<u>10074309</u>	6754112	150	02/11/2002	INTEGRATED CIRCUIT DEVICES HAVING DELAY CIRCUITS FOR CONTROLLING SETUP/DELAY TIMES OF DATA SIGNALS THAT ARE PROVIDED TO MEMORY DEVICES AND METHODS OF OPERATING SAME	SO, BYUNG-SE
<u>10094448</u>	6944737	150	03/08/2002	MEMORY MODULES AND METHODS HAVING A BUFFER CLOCK THAT OPERATES AT DIFFERENT CLOCK FREQUENCIES ACCORDING TO THE OPERATING MODE	SO, BYUNG-SE
<u>10200731</u>	6870742	150	07/22/2002	SYSTEM BOARD	SO, BYUNG-SE
<u>10353924</u>	6828819	150	01/30/2003	HIGH-SPEED MEMORY SYSTEM	SO, BYUNG-SE
<u>10629866</u>	Not Issued	71	07/30/2003	Memory system having memory modules with different memory device loads	SO, BYUNG-SE
<u>10644735</u>	Not Issued	71	08/21/2003	Semiconductor memory system having multiple system data buses	SO, BYUNG-SE
<u>10722159</u>	Not Issued	61	11/26/2003	Multi-chip package for reducing parasitic load of pin	SO, BYUNG-SE
<u>10794680</u>	Not Issued	93	03/05/2004	SIGNAL TRANSMISSION CIRCUITS THAT USE	SO, BYUNG-SE

				MULTIPLE INPUT SIGNALS TO GENERATE A RESPECTIVE TRANSMIT SIGNAL	
<u>10795507</u>	<u>6836138</u>	150	03/09/2004	MODULE HAVING TEST ARCHITECTURE FOR FACILITATING THE TESTING OF BALL GRID ARRAY PACKAGES, AND TEST METHOD USING THE SAME	SO, BYUNG-SE
<u>10831702</u>	Not Issued	30	04/23/2004	Memory module and method of testing the same	SO, BYUNG-SE
<u>10833322</u>	Not Issued	30	04/28/2004	Buffered memory module and method for testing same	SO, BYUNG-SE
<u>10837610</u>	Not Issued	71	05/04/2004	Memory system with improved signal integrity	SO, BYUNG-SE
<u>10853353</u>	Not Issued	93	05/26/2004	MEMORY MODULE	SO, BYUNG-SE
<u>10883488</u>	<u>6990543</u>	150	07/01/2004	MEMORY MODULE WITH IMPROVED DATA BUS PERFORMANCE	SO, BYUNG-SE
<u>10900140</u>	Not Issued	30	07/28/2004	Memory module test system	SO, BYUNG-SE
<u>10913359</u>	Not Issued	30	08/09/2004	Data transmission system and method	SO, BYUNG-SE
<u>10975810</u>	Not Issued	20	10/27/2004	Memory module with registers	SO, BYUNG-SE
<u>10988390</u>	Not Issued	41	11/12/2004	Mounting structure in integrated circuit module	SO, BYUNG-SE
<u>10997406</u>	Not Issued	30	11/24/2004	Memory module system with efficient control of on-die termination	SO, BYUNG-SE
<u>11029008</u>	Not Issued	41	01/05/2005	Memory module, memory unit, and hub with non-periodic clock and methods of using the same	SO, BYUNG-SE
<u>11064671</u>	Not Issued	30	02/24/2005	Memory module and a method of arranging a signal line of the same	SO, BYUNG-SE
<u>11102181</u>	Not Issued	30	04/08/2005	Memory module with memory devices of different capacity	SO, BYUNG-SE
<u>11118377</u>	Not Issued	20	05/02/2005	Method of testing a memory module and hub of the memory module	SO, BYUNG-SE
<u>11177736</u>	Not Issued	30	07/08/2005	Stacked board-on-chip package having mirroring structure and dual inline memory module on	SO, BYUNG-SE

				which the stacked board-on-chip package are mounted	
11181059	Not Issued	30	07/13/2005	Error detecting memory module and method	SO, BYUNG-SE
11227225	Not Issued	30	09/16/2005	Method of testing memory module and memory module	SO, BYUNG-SE
11256580	Not Issued	20	10/21/2005	Determining operation mode for semiconductor memory device	SO, BYUNG-SE
11266428	Not Issued	30	11/04/2005	Memory module with stacked semiconductor devices	SO, BYUNG-SE
60267908	Not Issued	159	02/09/2001	Memory system having stub bus configuration	SO, BYUNG-SE
60579657	Not Issued	159	06/16/2004	Method of testing memory module in transparent mode and hub of memory module of testing the same	SO, BYUNG-SE
10455434	Not Issued	71	06/06/2003	Method of and apparatus for inputting character using pointing device	SOH, BYUNG-SEOK
10735906	Not Issued	41	12/16/2003	Apparatus and method for detecting finger-motion	SOH, BYUNG-SEOK
11043423	Not Issued	30	01/27/2005	Method of adjusting pointing position during click operation and 3D input device using the same	SOH, BYUNG-SEOK
11183171	Not Issued	20	07/18/2005	Apparatus and method for providing haptics of image	SOH, BYUNG-SEOK
11285191	Not Issued	19	11/23/2005	Key input apparatus using magnetic force, operating method thereof, and computer-readable recording medium storing computer programs for performing the method	SOH, BYUNG-SEOK
08965570	Not Issued	161	11/06/1997	SENSE AMPLIFIER HAVING SELF-ADJUSTING PULL-UP CIRCUIT	SOHN, BYUNG-SEH

Inventor Search Completed: No Records to Display.


Search Another: Inventor

Last Name	First Name	
so	byung-se	Search

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Day : Sunday
Date: 2/19/2006


PALM INTRANET

Time: 10:11:10

Inventor Name Search Result

Your Search was:

Last Name = LEE

First Name = JAE-JUN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>09226130</u>	<u>6333762</u>	150	01/07/1999	METHOD FOR MAKING LOOK-UP TABLES FOR VIDEO FORMAT CONVERTER USING THE LOOK-UP TABLES	LEE, JAE-JUN
<u>09790632</u>	<u>6607867</u>	150	02/23/2001	ORGANOMETAL-CONTAINING NORBORNENE MONOMER, PHOTORESIST CONTAINING ITS POLYMER, MANUFACTURING METHOD THEREOF, AND METHOD OF FORMING PHOTORESIST PATTERNS	LEE, JAE-JUN
<u>10200731</u>	<u>6870742</u>	150	07/22/2002	SYSTEM BOARD	LEE, JAE-JUN
<u>10424923</u>	Not Issued	41	04/29/2003	Semiconductor memory device with data bus scheme for reducing high frequency noise	LEE, JAE-JUN
<u>10629866</u>	Not Issued	71	07/30/2003	Memory system having memory modules with different memory device loads	LEE, JAE-JUN
<u>10644735</u>	Not Issued	71	08/21/2003	Semiconductor memory system having multiple system data buses	LEE, JAE-JUN
<u>10784806</u>	<u>6936402</u>	150	02/24/2004	NOVEL MONOMERS CONTAINING AN OXEPAN-2-ONE GROUP, PHOTORESIST COMPOSITIONS COMPRISING POLYMERS PREPARED FROM THE MONOMERS, METHODS FOR PREPARING THE COMPOSITIONS, AND METHODS FOR FORMING PHOTORESIST PATTERNS USING THE COMPOSITIONS	LEE, JAE-JUN
<u>10833322</u>	Not	30	04/28/2004	Buffered memory module and	LEE, JAE-JUN

	Issued			method for testing same	
<u>10837610</u>	Not Issued	71	05/04/2004	Memory system with improved signal integrity	LEE, JAE-JUN
<u>10853353</u>	Not Issued	93	05/26/2004	MEMORY MODULE	LEE, JAE-JUN
<u>10913359</u>	Not Issued	30	08/09/2004	Data transmission system and method	LEE, JAE-JUN
<u>10997406</u>	Not Issued	30	11/24/2004	Memory module system with efficient control of on-die termination	LEE, JAE-JUN
<u>11064671</u>	Not Issued	30	02/24/2005	Memory module and a method of arranging a signal line of the same	LEE, JAE-JUN
<u>11221301</u>	Not Issued	20	09/06/2005	Method for providing mobile service using code-pattern	LEE, JAE-JUN
<u>11247846</u>	Not Issued	30	10/11/2005	Impedance adjustment circuits and methods using replicas of variable impedance circuits	LEE, JAE-JUN
<u>11321599</u>	Not Issued	20	12/29/2005	Delay locked loop circuit for a synchronous semiconductor memory device and a method of generating information about a load connected to a data pin of a synchronous semiconductor memory device	LEE, JAE-JUN

Inventor Search Completed: No Records to Display.

Search Another: Inventor

Last Name	First Name	
<input type="text" value="lee"/>	<input type="text" value="jae-jun"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)